

CLAIMS:

1. A memory device comprising:
 - a. a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges (AS1 to ASz);
 - b. at least one access port (P1 to PZ) for providing access to said memory (EM);
- 5 and
- c. access control means (A) for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of said at least one access port (P1 to PZ) to predetermined addresses in the global address space of said memory (EM).
- 10
2. A device according to claim 1, wherein said access control means (A) comprises at least one address counter.
3. A device according to claim 1 or 2, wherein said address ranges (AS1 to ASz)
- 15 comprise overlapping regions of a predetermined size.
4. A device according to any one the preceding claims, wherein said at least one access port (P1 to PZ) provides access to a plurality of data sources for writing data to respective ones of said register memory sections, and to a plurality of data processing devices
- 20 for reading data from said register memory sections.
5. A device according to claim 4, wherein said access control means (A) is arranged to provide alternate access for said data sources and said data processing devices.
- 25 6. A device according to claim 4 or 5, wherein data source accesses are controlled to cycle through said global address space, and processing device accesses are controlled to cycle through the address range of a respective register memory section.

7. A device according to any one of the preceding claims, further comprising a buffer memory (B) connectable to said at least one access port (P1 to PZ) and to said memory (EM), wherein a line width of said buffer memory (B) and said memory (EM) is selected to be greater or equal the data width of said at least one access port multiplied by the sum of read accesses and write accesses per cycle.
8. A device according to claim 7, wherein said memory (EM) is a single-port memory.
9. A device according to claim 7 or 8, wherein said at least one access port (P1 to PZ) comprises a plurality of write ports and a plurality of read ports, wherein the number of write ports differs from the number of read ports.
10. A device according to any one of claims 7 to 9, wherein said buffer memory (B) is arranged to buffer read and write accesses of said at least one access port (P1 to PZ).
11. A device according to any one of claims 7 to 10, wherein said address control means (A) comprises address translation means (AC) for aligning addresses relating to said read accesses in such a way that they fit to said line width.
12. A device according to claim 11, wherein said address translation means (AC) comprises a look-up table (LUT).
13. A device according to any one of claims 7 to 12, wherein said access control means (A) is adapted to transfer write accesses to said buffer memory (B) until it is full, and to write one memory line when said buffer memory (B) is full.
14. A device according to any one of claims 7 to 13, wherein said address control means (A) is adapted to align read accesses in such a way that a block of said line width is read all the time.
15. A device according to any one of the preceding claims, wherein said at least two predetermined register memory sections are operated as FIFO memory sections.

16. A demultiplexing device for demultiplexing a plurality of input data streams and supplying demultiplexed data streams to a plurality of data processing units, said input data streams being supplied to a memory device as claimed in any one of the preceding claims.

5

17. A device according to claim 16, wherein said demultiplexing device comprises a PRML-based interleaver functionality.

18. A multiplexing device for multiplexing data streams supplied from a plurality of data processing units, and for generating multiplexed output data streams, said data streams being supplied to a memory device as claimed in any one of claims 1 to 14.

10

19. A device according to claim 18, wherein said multiplexing device comprises a PRML-based de-interleaver functionality.

15

20. A method comprising the steps of:

- providing a memory (EM) having at least two predetermined register memory sections addressable by respective address ranges (AS1 to ASz);
- providing at least one access port (P1 to PZ) for providing access to said memory (EM); and
- providing access control means (A) for addressing said memory (EM) so as to operate said register memory sections as shift registers and to map shift register accesses of said at least one access port (P1 to PZ) to predetermined addresses in the global address space of said memory (EM).

20